示波器 直流电源 双向直流电源 交流电源 直流电子负载 交流电子负载 数字万用表 弱信号/源表分析仪 阻抗分析仪/LCR 功率分析仪/功率计 函数/任意波形发生器 数据采集存储设备 电池测试设备
频谱分析仪 网络分析仪 射频/微波信号发生器 射频微波功率计 无线通信测试仪 其它射频测试设备
EMI电磁骚扰测试 EMS电磁抗扰度测试 汽车电子EMC测试仪器 半导体器件ESD测试系统 功率放大器/接收机 国军标测试设备
模拟光源 光电二极管检测 发光分析 损耗缺陷分析 量子效率检测
光学测量仪 照明光源测量 汽车光色特性测量 医疗器械光学性能测量 非视觉测量(红外&紫外) 材料光色特性测量 显示行业测量
产品描述:
LUCEO BERT428是由速率从2Gbps到28.05Gbps的4通道高速码型发生模块组成及25Gbps到28.05Gbps的4通道误码检测模块,模块可以串联时钟工作,因此它是100Gb/s和未来400Gb/s应用的理想测试解决方案。
EPG428
Data Rates 1 to 29 Gbps
4 channels
Operates with half rate clock
Differential Electrical Pattern Generator (K Connector)
Reference clock output to drive SERDES, CDR
that require low speed clock
PRBS pattern: 9, 15, 31
Data output polarity swap
High speed Clock Input and Output
GPIB/LAN/USB Interface
via PARALLEX® Chassis.
Small size: width 50.8mm (2”)
EED428
Data Rates 22.0 - 28.2Gbps and 8.5Gb/s – 14.1Gb/s Gbps
4 channels
Integrated individual CDR on each channel to track incoming data
Operates with half rate clock
Differential Electrical Error Detector (K Connector)
Reference clock output to drive SERDES, CDR
that require low speed clock
PRBS pattern: 7, 9, 15, 23, 31
Data input polarity swap
BER detection down to 1E-15
High speed Clock Input and Output
GPIB/LAN/USB Interface via mainframe
Small size: width 50.8mm (2”)
EPG428 Key Spec
PARAMETER | SYMBOL | VALUE | UNIT | NOTE |
channels | chNo | 4 | ||
Data Rate | DR | 1… 29 | Gbps | 1) |
Data Format | NRZ | |||
PRBS Pattern | 9, 15, 31 | |||
Differential Data Output Amplitude | DOutP/N | 200…800 | mVpp | setting range, 3) |
Output Jitter (RMS) | Jrms | 200 | fs | Typical, 2) |
Single ended Data Output Impedance | ZOse | 50 | W | Typical |
Data Output Termination | AC - coupled | |||
Clock Input / Output Frequency | FClk | 0.5…14.5 | GHz | |
Clock Input / Output Termination | AC - coupled |
Note:
Output of clock signal is used for daisy chaining additional modules. Maximum daisy chain length is four.
RJ measured with CLK pattern. Depends on applied clock signal(measured with CLK20-2 Module, RJ=200fs)
Measured at 1GBd at the static High/ Low level of the signal with de-emphasis=0dB.
The eye height at higher data rates might differ.
EED428 Key Spec
PARAMETER | SYMBOL | Min | Max | UNIT | NOTE |
Channels | chNo | 4 | |||
Data Rate | DR | 8.5 22.0 | 14.1 28.2 | Gbps | 1) |
Data Formats | NRZ | ||||
PRBS Pattern | 7, 9, 15, 23, 31 | ||||
Differential Data Input Amplitude | DOutP/N | 200 | 1200 | mVpp | 3), 4) |
Differential Data Input Impedance | ZOse | 90 | 110 | W | |
Data Input Termination | AC - coupled | ||||
Clock Input / Output Frequency | FClk | 12.8 | 14.2 | GHz | 2) |
Clock Input / Output Termination | AC - coupled |
Note:
Apply full rate clock for low data rate range and half rate clock for high data rate range.
Additional DR/40 CLK output installed
BER of better than 1E-12 can only be achieved if at least the min. input voltage level is applied
Minimum input voltage to guarantee error free detection (BER< 10-12) at PRBS31. The input sensitivity of
the module will be better for input signals with lower bandwidth, e.g.PRBS7.
